

**Y.P. LEE & ASSOCIATES**

Lee & Sterba, P.C.

5 February 2003

Page 2

IN THE MATTER OF

U.S. Patent Application

By Samsung Electronics Co., Ltd.

I, Jung-kum Lee, an employee of Y.P.Lee & Associates of The Cheonghwa Bldg., 1571-18 Seocho-dong, Seocho-gu, Seoul, Republic of Korea, hereby declare that I am familiar with the Korean and English language and that I am the translator of the priority document (Korean Patent Application No.00-61548) and certify that the following is to the best of my knowledge and belief a true and correct translation.

Signed this 5th day of February 2003.

*jungkum lee*

✓

## A B S T R A C T

[Abstract of the Disclosure]

A semiconductor device having a thin film formed by atomic layer deposition and a method for fabricating the same are provided. The semiconductor device 5 includes a liner layer formed on an internal wall and bottom of a trench, gate spacers formed on the sidewalls of gate stack patterns functioning as a gate line, a first bubble prevention layer formed on the gate spacers and the gate stack patterns, bit line spacers formed on the sidewalls of bit line stack patterns functioning as a bit line, and a second bubble prevention layer formed on the bit line spacers and the gate 10 stack patterns. At least one of the liner layer, the gate spacer, the first bubble prevention layer, the bit line spacer, and the second bubble prevention layer is formed of a multilayer of a silicon nitride layer and a silicon oxide layer, or a multilayer of a silicon oxide layer and a silicon nitride layer. In this case, the trench, the gate stack patterns, or the bit line stack patterns can be filled without a void.

15 [Representative Drawing]

FIG. 6

## S P E C I F I C A T I O N

[Title of the Invention]

A Semiconductor Device having a thin Film formed by Atomic Layer

5 Deposition and a Method for fabricating the same

[Brief Description of the Drawings]

FIG. 1 is a schematic diagram of an apparatus for forming a thin film by conventional low pressure chemical vapor deposition;

10 FIG. 2 is a schematic diagram of an apparatus for forming a thin film by atomic layer deposition according to the present invention;

FIG. 3 is a flow chart illustrating the steps of forming a thin film on a semiconductor device according to the present invention by atomic layer deposition;

FIG. 4 is a timing diagram illustrating when the reactants are supplied in order to form a thin film on a the semiconductor device according to the present invention

15 by atomic layer deposition;

FIG. 5 is a layout diagram of a semiconductor device having a thin film formed by atomic layer deposition of FIGS. 2 through 4, according to the present invention;

FIGS. 6 and 7 are sectional views taken along lines A-A and B-B, respectively, of FIG. 5 of a semiconductor device having a thin film formed by atomic layer

20 deposition; and

FIGS. 8A through 11A, and FIGS. 8B through 11B are sectional views taken along lines A-A and B-B, respectively, of FIG. 5 illustrating a method for fabricating a semiconductor device.

[Detailed Description of the Invention]

[Object of the Invention]

[Technical Field of the Invention and Related Art prior to the Invention]

The present invention relates to a semiconductor device and a method for  
5 fabricating the same, and more particularly, to a semiconductor device having a thin  
film formed by atomic layer deposition and a method for fabricating the same.

As semiconductor devices become more highly integrated, it is increasingly  
difficult to fabricate such semiconductor devices. In particular, a thin film used in  
the fabrication of semiconductor devices, for example, a silicon oxide layer or a  
10 silicon nitride layer, must be formed to have an excellent step coverage at a low  
temperature. In order to meet this demands, a thin film is formed using low  
pressure chemical vapor deposition.

FIG. 1 is a schematic diagram of an apparatus for forming a thin film by  
conventional low pressure chemical vapor deposition. Referring to FIG. 1, a boat 3  
15 on which a plurality of wafers 2 (semiconductor substrate) are mounted and a boat  
support 9 for supporting the boat 3 are installed in an inner tube 1 in the apparatus  
for forming a thin film by conventional low pressure chemical vapor deposition. The  
inner tube 1 is enclosed by an outer tube 5 which in turn is partially enclosed by a  
heater 7. A low pressure vacuum can be maintained inside the inner tube 1 and the  
20 outer tube 5 by a vacuum pump (not shown) connected to the lower right side of the  
inner tube 1. A reactive gas flows into the lower left side of the inner tube 1. At a  
temperature of 500 ~ 800 ° C and a pressure of several Torr a thin film is formed

on the wafers 2. Then, an unreacted gas exhausts through the lower right side of the outer tube 5 by way of vacuum exhaustion. In FIG. 1, reference numeral 11 denotes an elevator for moving the boat 3 vertically, reference numerals 13 and 15 denote a vacuum manifold and a gas manifold, respectively, and reference numeral 5 17 denotes a vacuum flange.

However, the above mentioned apparatus for forming a thin film by low pressure chemical vapor deposition results in a high reaction temperature, and the thin film is formed on the plurality of wafers in a batch type, thereby increasing the thermal budget of the wafers.

10 Also, a process of consecutively forming a silicon oxide layer and a silicon nitride layer are widely used in fabricating the semiconductor device. The process of forming the silicon oxide layer and the silicon nitride layer must be separately performed in the apparatus for forming a thin film by conventional low pressure chemical vapor deposition, thereby causing an undesirable vacuum break.

15 [Technical Goal of the Invention]

To solve the above problems, it is a first object of the present invention to provide a semiconductor device having a thin film formed by atomic layer deposition such that a low thermal budget is maintained and a vacuum break is prevented.

It is a second object of the present invention to provide a method for 20 fabricating a semiconductor device having a thin film formed by atomic layer deposition such that a low thermal budget is maintained and a vacuum break is prevented.

[Structure and Operation of the Invention]

Accordingly, to achieve the first object, there is provided a semiconductor device. A trench is formed in a semiconductor substrate, and a liner layer is formed on the sidewalls and bottom of the trench. A buried insulating layer is filled in the 5 trench, and a plurality of gate stack patterns are formed on the semiconductor substrate, and a plurality of gate spacers are formed on the sidewalls of the gate stack patterns. A first bubble prevention layer is formed of a multilayer of a silicon oxide layer and a silicon nitride layer on the gate spacers by atomic layer deposition, and a first filling insulating layer is filled without a void between the gate stack 10 patterns on the first bubble prevention layer. A plurality of bit line stack patterns are formed on the first filling insulating layer, and a plurality of bit line spacers are formed on the sidewalls of the bit line stack patterns. A second bubble prevention layer is formed of a multilayer of a silicon oxide layer and a silicon nitride layer on the bit line spacers and on the bit line stack patterns by atomic layer deposition, and a second 15 filling insulating layer is filled without a void between the bit line stack patterns on the second bubble prevention layer.

The liner layer, the gate spacers, the first bubble prevention layer, the bit line spacers, and the second bubble prevention layer is formed of a multilayer of a silicon nitride layer and a silicon oxide layer or a multilayer of a silicon oxide layer and a 20 silicon nitride layer by atomic layer deposition.

In order to achieve the second object, there is provided a method for fabricating a semiconductor device. A trench is formed to a depth on a

semiconductor substrate, and then, a liner layer formed of a multilayer of a silicon nitride layer and a silicon oxide layer is formed on the sidewalls and bottom of the trench by atomic layer deposition. Subsequently, a buried insulating layer is filled in the trench without a void, and a plurality of gate stack patterns are formed on the 5 semiconductor substrate in which the trench and the buried insulating layer are formed. Subsequently, a plurality of gate spacers are formed on the sidewalls of the gate stack patterns, and a first bubble prevention layer of a multilayer of a silicon oxide layer and a silicon nitride layer is formed on the gate spacers and on the gate stack patterns by atomic layer deposition. Subsequently, a first filling insulating 10 layer is filled without a void between the gate stack patterns on the first bubble prevention layer, and a plurality of bit line stack patterns are formed on the first filling insulating layer. Subsequently, a plurality of bit line spacers are formed on the sidewalls of the bit line stack patterns, and a second bubble prevention layer of a multilayer of a silicon oxide layer and a silicon nitride layer is formed on the bit line 15 spacers and on the bit line stack patterns by atomic layer deposition. Lastly, a second filling insulating layer is filled without a void between the bit line stack patterns on the second bubble prevention layer.

The liner layer, the gate spacers, the first bubble prevention layer, the bit line spacers, and the second bubble prevention layer is formed of a multilayer of a silicon 20 nitride layer and a silicon oxide layer or a multilayer of a silicon oxide layer and a silicon nitride layer by atomic layer deposition.

As described above, the effect of each element formed of the multilayer is various. For example, the liner layer, the first bubble prevention layer, and the second bubble prevention layer can fill without voids the buried insulating layer, the first filling insulating layer, and the second filling insulating layer, respectively. The 5 gate spacers and the bit line spacers have excellent step coverage, and thus can stabilize an etching selectivity between a material layer used to form the same spacers and a lower layer, for example, the etching selectivity between the semiconductor substrate and the first filling insulating layer, during etching for formation of the spacers. As a result, a thickness of the material layer for forming a 10 spacer is reduced, and accordingly, a loading capacitance is also reduced. The thermal budget of a semiconductor substrate can be reduced by using atomic layer deposition instead of conventional low pressure chemical vapor deposition to form the liner layer, the gate spacers, the first bubble prevention layer, the bit line spacers, and the second bubble prevention layer. Additionally, by using atomic layer 15 deposition, the liner layer, the gate spacers, the first bubble prevention layer, the bit line spacers, and the second bubble prevention layer can all be formed without a vacuum break.

The present invention will be described more fully hereinafter with reference to the accompanying drawings in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and 20 should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and

complete, and will fully convey the scope of the invention to those skilled in the art.

In the drawings, the thickness of layers and regions are exaggerated for clarity. It will be understood that when an element such as a layer, region or substrate is referred to as being "on" another element, it may be directly on the other 5 element or intervening elements may also be present.

FIG. 2 is a schematic diagram of an apparatus for forming a thin film by atomic layer deposition according to the present invention. Specifically, the apparatus for forming a thin film by atomic layer deposition includes a reaction chamber 21 heated by an external heater (not shown), a semiconductor substrate 25 10 such as silicon substrate, a susceptor 23 installed at the bottom of the reaction chamber 21 to mount the semiconductor substrate 25, a shower head 27 installed at an upper portion of the susceptor 23 to inject reactant gases into the inside of the reaction chamber 21, and a vacuum pump 29 connected to the reaction chamber 21 to control pressure in the reaction chamber 21.

15 Two separate gas inlets A and B are connected to the shower head 27. A first reactant, an inert gas and a second reactant or a third reactant are injected into the shower head 27 through the gas inlet A or B. The first reactant is a silane gas obtained by injecting a carrier gas into a bubbler (not shown) containing silane ( $\text{SiH}_4$ ), the inert gas is a nitrogen gas or an argon gas, the second reactant is water ( $\text{H}_2\text{O}$ ) obtained by injecting the carrier gas into a bubbler (not shown) containing water 20 ( $\text{H}_2\text{O}$ ), and the third reactant is an ammonia gas obtained by injecting the carrier gas into a bubbler containing ammonia ( $\text{NH}_3$ ).

The first reactant is injected into the reaction chamber 21 through the gas inlet A, and the second reactant and the third reactant are injected into the reaction chamber 21 through the gas inlet B. The reason the gas inlet for the first reactant is different from the gas inlet for the second reactant and the third reactant is to prevent  
5 the first reactant from reacting with the second or the third reactant in one gas inlet, A or B. Injection of the first reactant and the inert gas into the reaction chamber 21 is controlled by a first valve V1 and a second valve V2, respectively. Injection of the second reactant and the third reactant into the reaction chamber 21 is controlled by a third valve V3 and a fourth valve V4, respectively.

10 FIG. 3 is a flowchart illustrating the steps of forming a thin film on a semiconductor device according to the present invention, by atomic layer deposition.  
FIG. 4 is a timing diagram illustrating when the reactants are supplied in order to form a thin film on a the semiconductor device according to the present invention by atomic layer deposition. More specifically, in step 31, silane gas, which is the first  
15 reactant, is injected into the reaction chamber 21 in which a semiconductor substrate such as a silicon substrate, is loaded, at a set process temperature of 350 °C when forming a silicon oxide layer or 450 °C when forming a silicon nitride layer, thereby adsorbing silicon onto the semiconductor substrate. The silane gas is obtained by flowing an argon carrier gas at a flow rate of 450 standard cubic centimeters (sccm)  
20 into a bubbler containing silane ( $\text{SiH}_4$ ) for 60 seconds.


Next, in step 33, the argon carrier gas 450 sccm is purged from the reaction chamber 21. In this case, any physically adsorbed silane is removed, and any

chemically adsorbed silicon remains on the semiconductor substrate.

Then, in step 35, water ( $H_2O$ ) which is the second reactant, is injected into the reaction chamber 21 in order to form a silicon oxide layer on the semiconductor device on which the silicon is chemically adsorbed. The water ( $H_2O$ ) is obtained by  
5 flowing the argon carrier gas at a flow rate of 450 sccm into a bubbler containing de-ionized water for 60 seconds. Alternatively, in step 35, an ammonia ( $NH_3$ ) gas, which is the third reactant, is injected into the reaction chamber 21 in order to form a silicon nitride layer on the semiconductor substrate on which the silicon is chemically adsorbed. The ammonia gas is obtained by flowing the argon carrier gas at a flow  
10 rate of 450 sccm into a bubbler containing ammonia ( $NH_3$ ) for 60 seconds.

Subsequently, in step 37, an argon inert gas at a flow rate of 450 sccm is purged from the reaction chamber 21, and by-products, for example, hydrochloride ( $HCl$ ) or ammonium chloride ( $NH_4Cl$ ), are removed. In this case, an atomic layer unit of the silicon oxide layer or the silicon nitride layer is formed by chemical  
15 reaction 1 and chemical reaction 2, respectively.

[Chemical reaction 1]



20 [Chemical reaction 2]



Next, it is checked in step 39 whether the thickness of an atomic layer unit of the silicon oxide layer or the silicon nitride layer is optimum. If not, steps 31 to 37 are cyclically repeated until the optimum thickness is obtained. In this case, a silicon oxide layer thickness of about 1Å per cycle or a silicon nitride layer thickness 5 of about 1Å per cycle is formed with a step coverage of 100±2%.

In the preferred embodiment, silane gas is used as the first reactant. However, silane gas may be replaced by a Si-alkoxide, a Si-alkyl, a Si-halide and a Si-amide as a first reactant for forming the silicon oxide layer. Also, H<sub>2</sub>O<sub>2</sub>, O<sub>3</sub>, plasma O<sub>2</sub>, N<sub>2</sub>O, or plasma N<sub>2</sub>O may be used in place of water, a second reactant 10 for forming the silicon oxide layer.

For forming the silicon nitride layer, a Si-alkoxide, a Si-alkyl, a Si-halide or a Si-amide may be used in place of silane gas as a first reactant. Plasma ammonia or plasma N<sub>2</sub>O may be used in place of ammonia as a third reactant for forming the silicon nitride layer.

FIG. 5 is a layout diagram of the semiconductor device having an thin film 15 formed by atomic layer deposition of FIGS. 2 through 4, according to the present invention. Specifically, a gate line G/L is horizontally formed on a semiconductor substrate (100 of FIGS. 6 through 11B) and is divided into an active region AR marked a dotted line and an non-active region NAR. A bit line B/L is vertically 20 formed to be perpendicular to the gate line G/L.

FIGS. 6 and 7 are sectional views taken along lines A-A and B-B of FIG. 5, respectively, of the semiconductor device having a thin film formed by atomic layer

deposition. Specifically, the semiconductor device is divided into an active region (AR of FIG. 5) and a non-active region (NAR of FIG. 5) by a trench 102. A trench oxide layer 104 is formed on the sidewalls and bottom of the trench 102 to reduce the damage caused by etching during the formation of the trench. A liner layer 106 is 5 formed on the trench oxide layer 104 in the trench 102. The liner layer 106 is formed of a multilayer of a silicon nitride layer and a silicon oxide layer by atomic layer deposition, as described in FIGS. 2 through 4. Since the liner layer 106 formed by atomic layer deposition has excellent step coverage, a buried insulating layer 108 filled in the trench 102 is formed without a void. The thermal budget of a 10 semiconductor substrate 100 can be reduced by using the atomic layer deposition instead of low pressure chemical vapor deposition to form the liner layer 106. Additionally, by using atomic layer deposition, the liner layer 106 can be formed without a vacuum break. If atomic layer deposition is used to form the trench oxide layer 104, the thermal budget of the semiconductor substrate 100 can be further 15 reduced.

A plurality of gate stack patterns 118 and holes (120 of FIG. 9A) for exposing the semiconductor substrate 100 between the gate stack patterns 118 are formed on the semiconductor substrate 100. The gate stack patterns 118 function as the gate lines G/L of FIG. 5. Each gate stack pattern 118 is formed of a gate insulating layer 110, a first gate conductive layer 112, a second gate conductive layer 114, and a gate capping layer 116. The gate insulating layer 110 is formed of a silicon oxide 20 layer, the first gate conductive layer 112 is formed of an impurity-doped polysilicon

layer, the second gate conductive layer 114 is formed of a metal silicide layer such as a tungsten silicide layer, and the gate capping layer 116 is formed of a silicon nitride layer.

Gate spacers 122 are formed on the sidewalls of the gate stack patterns 118.

5 A first bubble prevention layer 124 is formed on the gate spacers 122 and on the gate stack patterns 118. The gate spacers 122 and the first bubble prevention layer 124 are formed of a multilayer of the silicon oxide layer and the silicon nitride layer by atomic layer deposition, as described in FIGS. 2 through 4.

In a case where the gate spacer 122 is formed of the multilayer by atomic  
10 layer deposition, the gate spacers 122 have excellent step coverage and can stabilize an etching selectivity between a material layer for forming the gate spacers 122 and the semiconductor substrate 100 during etching for formation of the gate spacers 122. As a result, the thickness of the material layer for forming the gate spacers 122 can be reduced, and loading capacitance can be reduced. The first  
15 bubble prevention layer 124 that is formed by atomic layer deposition has excellent step coverage, and can assist in the formation of a first filling insulating layer 126 without a void. The thermal budget of a semiconductor substrate 100 can be reduced by using atomic layer deposition instead of low pressure chemical vapor deposition to form the gate spacers 122 and the first bubble prevention layer 124.  
20 Additionally, the gate spacers 122 and the first bubble prevention layer 124 can be formed without a vacuum break.

A plurality of bit line stack patterns 134 and holes (136 of FIG. 11B) between

the bit line stack patterns 134 are formed on the first filling insulating layer 126. The bit line stack patterns 134 function as the bit lines B/L as shown in FIG. 5. Each bit line stack pattern 134 is formed of a barrier metal layer 128, a bit line conductive layer 130, and a bit line capping layer 132. Bit line spacers 138 are formed on the 5 sidewalls of the bit line stack patterns 134, and a second bubble prevention layer 140 is formed on the bit line spacers 138 and on the bit line stack patterns 134.

The bit line spacers 138 and the second bubble prevention layer 140 are formed of a multilayer of the silicon oxide layer and the silicon nitride layer by atomic layer deposition, as described in FIGS. 2 through 4.

10 In a case where the bit line spacers 138 is formed of the multilayer by atomic layer deposition, the bit line spacers 138 have excellent step coverage and can stabilize an etching selectivity between the first filling insulating layer 126 and a material layer for forming the bit line spacers 138 during etching for formation of the bit line spacers 138. As a result, the thickness of the material layer for forming the 15 bit line spacers 138 can be reduced, and loading capacitance can be reduced. The second bubble prevention layer 140 that is formed by atomic layer deposition has excellent step coverage, and can assist in the formation of a second filling insulating layer 142 without a void. The thermal budget of a semiconductor substrate 100 can be reduced by using atomic layer deposition instead of low pressure chemical vapor 20 deposition to form the bit line spacers 138 and the second bubble prevention layer 140. Additionally, the bit line spacers 138 and the second bubble prevention layer 140 can be formed without a vacuum break.

FIGS. 8A through 11A and FIGS. 8B through 11B are sectional views taken along the lines A-A and B-B of FIG. 5, respectively, illustrating a method for fabricating the semiconductor device.

FIGS. 8A and 8B depict the steps of forming an active region. Specifically, a 5 trench 102 with a predetermined depth is formed by plasma-etching a predetermined region of a semiconductor substrate 100 using a photolithographic process.

Subsequently, in order to reduce the damage caused to the semiconductor substrate 100 during the plasma-etching, a trench oxide layer 104 is formed on the sidewalls and bottom of the trench 102.

10 Next, a liner layer 106 is formed on the trench oxide layer 104 formed on the trench oxide layer 104. The liner layer 106 is formed of a multilayer of the silicon nitride layer and the silicon oxide layer by atomic layer deposition, as described in FIGS. 2 through 4. The liner layer 106 formed by atomic layer deposition has excellent step coverage and can assist in the formation of a buried insulating layer 15 without a void. The thermal budget of a semiconductor substrate 100 can be reduced by using atomic layer deposition instead of low pressure chemical vapor deposition to form the liner layer 106. Additionally, the liner layer 106 can be formed without a vacuum break.

In a preferred embodiment, only the liner layer 106 is formed by atomic layer 20 deposition. However, the trench oxide layer 104 and the liner layer 106 may be consecutively formed by atomic layer deposition. In this case, the effect is the same as the case where only the liner layer 106 is formed by atomic layer deposition,

and the thermal budget of the semiconductor substrate 100 can be further reduced.

Subsequently, an insulating layer such as a the silicon oxide layer, is formed on the entire surface of the semiconductor substrate 100 on which the trench 102 is formed to fill the trench 102. The silicon oxide layer is planarized, thereby forming a 5 buried insulating layer 108. In this case, the semiconductor substrate 100 is divided into a non-active region where the buried insulating layer 108 is formed and an active region.

FIGS. 9A and 9B depict the steps of forming a plurality of gate stack patterns 118, gate spacers 122, and a first bubble prevention layer 124. Specifically, a 10 plurality of gate stack patterns 118 are formed on a semiconductor substrate 100 that is divided into an active region and a non-active region. Holes 120 for exposing the semiconductor substrate 100 are formed between the gate stack patterns 118. The gate stack patterns 118 function as the gate lines G/L of FIG. 5. Each gate stack pattern 118 is formed by sequentially stacking a gate insulating layer 110, a 15 first gate conductive layer 112, a second gate conductive layer 114, and a gate capping layer 116, and patterning them. The gate insulating layer 110 is formed of a silicon oxide layer, the first gate conductive layer 112 is formed of an impurity-doped polysilicon layer, the second gate conductive layer 114 is formed of a metal silicide layer such as a tungsten silicide layer, and the gate capping layer 116 20 is formed of a silicon nitride layer.

Next, a material layer for forming the spacers (not shown) is formed on the entire surface of the semiconductor substrate 100 on which the gate stack patterns

118 are formed. The material layer for forming the gate spacers 122 is etched, thereby forming the gate spacers 122 on the sidewalls of the gate stack patterns 118. The gate spacers 122 are formed of a multilayer of the silicon oxide layer and the silicon nitride layer by atomic layer deposition, as described in FIGS. 2 through 4.

5 Since the gate spacers 122 formed of a multilayer by atomic layer deposition has excellent step coverage and a low content of hydrogen impurities, the gate spacers 122 have high etching selectivity between the material layer for forming the gate spacers 122 and the semiconductor substrate 100 so that the thickness of the material layer for the gate spacers 122 can be reduced, and loading capacitance can  
10 be reduced. Thermal budget of a semiconductor substrate 100 can be reduced by using atomic layer deposition instead of low pressure chemical vapor deposition to form the gate spacers 122. Additionally, the gate spacers 122 can be formed without a vacuum break.

Subsequently, the first bubble prevention layer 124 is formed on the entire  
15 surface of the semiconductor substrate 100 on which the gate stack patterns 118 and the gate spacers 122 are formed. The first bubble prevention layer 124 is formed of a multilayer of the silicon oxide layer and the silicon nitride layer by atomic layer deposition, as described in FIGS. 2 through 4. The first bubble prevention layer 124 formed by atomic layer deposition has excellent step coverage so that a  
20 first filling insulating layer 126 can be formed without a void in the holes 120 between the gate stack patterns 118. The thermal budget of a semiconductor substrate 100

vapor deposition to form the first bubble prevention layer 124. Additionally, the first bubble prevention layer 124 can be formed without a vacuum break.

FIGS. 10A and 10B depict the steps of forming a first filling insulating layer 126. Specifically, the first filling insulating layer 126 such as a silicon oxide layer, is formed on the entire surface of the semiconductor substrate 100 on which the gate stack patterns 118, the gate spacers 122, and the first bubble prevention layer 124 are formed, to fill the holes 120 between the gate stack patterns. Here, as described above, the first filling insulating layer 126 can be formed without a void in the holes 120 between the gate stack patterns 118 because the first bubble prevention layer 124 has excellent step coverage.

FIGS. 11A and 11B depict the steps of forming a plurality of bit line stack patterns 134, bit line spacers, and a second bubble prevention layer. Specifically, a plurality of bit line stack patterns 134 are formed on the first filling insulating layer 126. The bit line stack patterns 134 function as the bit lines B/L shown in FIG. 5. Each bit line stack pattern 134 is formed by sequentially stacking a barrier metal layer 128, a bit line conductive layer 130, and a bit line capping layer 132, and patterning the same. Holes 136 for exposing the semiconductor substrate 100 are formed between the bit line stack patterns 134.

Next, a material layer for forming bit line spacers (not shown) is formed on the entire surface of the semiconductor substrate 100 on which the bit line stack patterns 134 are formed. The material layer for forming a spacer is etched, thereby forming bit line spacers 138 on the sidewalls of the bit line stack patterns 134. The bit line

spacers 138 are formed of a multilayer of the silicon oxide layer and the silicon nitride layer by atomic layer deposition, as described in FIGS. 2 through 4.

Since the bit line spacers 138 formed of a multilayer by atomic layer deposition have excellent step coverage and a low content of hydrogen impurities, 5 the bit line spacers 138 have a high etching selectivity between the material layer for forming bit line spacers and the first filling insulating layer 126 so that the thickness of the material layer for the bit line spacers 138 can be reduced, and loading capacitance can be reduced. The thermal budget of a semiconductor substrate 100 can be reduced by using atomic layer deposition instead of low pressure chemical 10 vapor deposition for forming the bit line spacers 138. Additionally, the bit line spacers 138 can be formed without a vacuum break.

Subsequently, a second bubble prevention layer 140 is formed on the entire surface of the semiconductor substrate 100 on which the bit line stack patterns 134 and the bit line spacers 138 are formed. The second bubble prevention layer 140 is 15 formed of a multilayer of the silicon oxide layer and the silicon nitride layer by atomic layer deposition, as described in FIGS. 2 through 4. The second bubble prevention layer 140 formed by atomic layer deposition has excellent step coverage so that a second filling insulating layer can be formed without a void in the holes 136 between the bit line stack patterns 134.

20 Subsequently, a second filling insulating layer 142 is formed on the entire surface of the semiconductor substrate 100 on which the bit line stack patterns 134, the bit line spacers 138, and the second bubble prevention layer 140 are formed in

order to fill the holes 136 between the bit line stack patterns 134, as shown in FIGS. 6 and 7. Here, as described above, the second filling insulating layer 142 can be formed without a void in the holes 136 between the bit line stack patterns 134 because the second bubble prevention layer 140 has an excellent step coverage.

5 In the preferred embodiment, the liner layer formed in the trench during formation of the active region, the gate spacers, the bit line spacers, the first bubble prevention layer formed on the gate spacers and the gate stack patterns, and the second bubble prevention layer formed on the bit line spacers and the bit line stack patterns are all formed of a multilayer of the silicon nitride layer and the silicon oxide 10 layer or a multilayer of the silicon oxide layer and the silicon nitride layer by atomic layer deposition. However, the liner layer, the gate spacers, the bit line spacers, the first bubble prevention layer, and the second bubble prevention layer may be formed of a multilayer of the silicon oxide layer and the silicon nitride layer using atomic layer deposition selectively, as occasion demands.

15 [Effect of the Invention]

The liner layer formed in the trench during the formation of the active region, the gate spacers, the bit line spacers, the first bubble prevention layer formed on the gate spacers and the gate stack patterns, and the second bubble prevention layer formed on the bit line spacers and the bit line stack patterns of the semiconductor 20 device described above can be formed of a multilayer of the silicon nitride layer and the silicon oxide layer or a multilayer of the silicon oxide layer and the silicon nitride layer by atomic layer deposition.

The thermal budget of the semiconductor substrate can be reduced in a case where elements of the semiconductor device are formed by atomic layer deposition instead of conventional low pressure chemical vapor deposition. Additionally, the formation of the silicon oxide layer and the silicon nitride layer by atomic layer deposition can be performed without a vacuum break.

In particular, in a case where the gate spacers and the bit line spacers are formed of a multilayer of the silicon oxide layer and the silicon nitride layer by atomic layer deposition, an etching selectivity between the material layer for the gate spacers or the bit line spacers and a lower layer, for example, the silicon substrate or the first filling insulating layer, is high. The gate spacers or the bit line spacers have excellent step coverage so that the thickness of the gate spacers or the bit line spacers can be reduced, and loading capacitance can be reduced.

In a case where the first bubble prevention layer and the second bubble prevention layer, which are formed on the gate spacers and the gate stack patterns, and the bit line spacers and the bit line stack patterns, respectively, are formed of a multilayer using atomic layer deposition, the holes between the gate stack patterns and the bit line stack patterns can be filled with the filling insulating layers without a void.

What is claimed is:

1. A semiconductor device comprising:
  - a semiconductor substrate in which a trench is formed;
  - a liner layer formed of a multilayer of a silicon nitride layer and a silicon oxide

5      layer on the sidewalls and bottom of the trench by atomic layer deposition; and

  - a buried insulating layer filled in the trench without a void.
2. The semiconductor device according to claim 1, further comprising:
  - a plurality of gate stack patterns formed on the semiconductor substrate on

10     which the trench and the buried insulating layer are formed;

  - a plurality of gate spacers formed on the sidewalls of the gate stack patterns;
  - a first bubble prevention layer formed of a multilayer of a silicon oxide layer

and a silicon nitride layer on the gate spacers by atomic layer deposition; and

  - a first filling insulating layer filled without a void between the gate stack

15     patterns on the first bubble prevention layer.
3. The semiconductor device according to claim 2, wherein the gate spacers are formed of a multilayer of a silicon oxide layer and a silicon nitride layer by atomic layer deposition.
4. The semiconductor device according to claim 2, further comprising:
  - a plurality of bit line stack patterns formed on the first filling insulating layer;
  - a plurality of bit line spacers formed on the sidewalls of the bit line stack

patterns;

a second bubble prevention layer formed of a multilayer of a silicon oxide layer and a silicon nitride layer on the bit line spacers and on the bit line stack patterns by atomic layer deposition; and

5 a second filling insulating layer filled without a void between the bit line stack patterns on the second bubble prevention layer.

5. The semiconductor device according to claim 4, wherein the bit line spacers are formed of a multilayer of a silicon oxide layer and a silicon nitride layer  
10 by atomic layer deposition.

6. A semiconductor device comprising:  
a semiconductor substrate in which a trench is formed;  
a liner layer formed on the sidewalls and bottom of the trench;  
15 a buried insulating layer filled in the trench;  
a plurality of gate stack patterns formed on the semiconductor substrate;  
a plurality of gate spacers formed on the sidewalls of the gate stack patterns;  
a first bubble prevention layer formed of a multilayer of a silicon oxide layer  
and a silicon nitride layer on the gate spacers and on the patterned gate stacks by  
20 atomic layer deposition;  
a first filling insulating layer filled without a void between the gate stack patterns on the first bubble prevention layer;  
a plurality of bit line stack patterns formed on the first filling insulating layer;

- a plurality of bit line spacers formed on the sidewalls of the bit line stack patterns;
- a second bubble prevention layer formed of a multilayer of a silicon oxide layer and a silicon nitride layer on the bit line spacers and the bit line stack patterns
- 5 by atomic layer deposition; and
- a second filling insulating layer filled without a void between the bit line stack patterns on the second bubble prevention layer.
7. The semiconductor device according to claim 6, wherein the liner layer is formed of a multilayer of a silicon nitride layer and a silicon oxide layer by atomic layer deposition, and the gate spacers and the bit line spacers are formed of a multilayer of a silicon oxide layer and a silicon nitride layer by atomic layer deposition.
- 15 8. A method for fabricating a semiconductor device, the method comprising the steps of:
- forming a trench to a depth in a semiconductor substrate;
- forming a liner layer formed of a multilayer of a silicon nitride layer and a silicon oxide layer on the sidewalls and bottom of the trench by atomic layer deposition; and
- 20 forming a buried insulating layer filled in the trench without a void

9. The method for fabricating a semiconductor device according to claim 8, wherein the liner layer is formed without a vacuum break.

10. The method for fabricating a semiconductor device according to claim 5 8, wherein the silicon nitride layer forming the liner layer is formed using silicon source of silane ( $\text{SiH}_4$ ), Si-alkyl, Si-halide, or Si-amide, and a nitrifying agent of ammonia, plasma ammonia, or plasma nitrogen.

11. The method for fabricating a semiconductor device according to claim 10 8, wherein the silicon oxide layer forming the liner layer is formed using silicon source of silane ( $\text{SiH}_4$ ), Si-alkoxide, Si-alkyl, Si-halide, or Si-amide, and an oxidizing agent of water ( $\text{H}_2\text{O}$ ), hydrogen peroxide, ozone, plasma  $\text{O}_2$ ,  $\text{N}_2\text{O}$ , or plasma  $\text{N}_2\text{O}$ .

12. The method for fabricating a semiconductor device according to claim 15 8, further comprising the steps of:

forming a plurality of gate stack patterns on the semiconductor substrate in which the trench and the buried insulating layer are formed;

forming a plurality of gate spacers on the sidewalls of the gate stack patterns;

forming a first bubble prevention layer of a multilayer of a silicon oxide layer and a silicon nitride layer on the gate spacers and the gate stack patterns by atomic layer deposition; and

filling a first filling insulating layer without a void between the gate stack

patterns on the first bubble prevention layer.

13. The method for fabricating a semiconductor device according to claim 12, wherein the first bubble prevention layer is formed without a vacuum break.

5

14. The method for fabricating a semiconductor device according to claim 12, wherein the gate spacers are formed of a multilayer of a silicon nitride layer and a silicon nitride layer by atomic layer deposition.

10 15. The method for fabricating a semiconductor device according to claim 12, further comprising the steps of:

forming a plurality of bit line stack patterns on the first filling insulating layer;

forming a plurality of bit line spacers on the sidewalls of the bit line stack patterns;

15 forming a second bubble prevention layer of a multilayer of a silicon oxide layer and a silicon nitride layer on the bit line spacers and the bit line stack patterns by atomic layer deposition; and

filling a second filling insulating layer without a void between the bit line stack patterns on the second bubble prevention layer.

20

16. The method for fabricating a semiconductor device according to claim 14, wherein the second bubble prevention layer is formed without a vacuum break.

17. The method for fabricating a semiconductor device according to claim  
14, wherein the bit line spacers are formed of a multilayer of a silicon nitride layer  
and a silicon oxide layer by atomic layer deposition.

- 5           18. A method for fabricating a semiconductor device, the method  
comprising the steps of:  
              forming a trench on a semiconductor substrate with a predetermined depth;  
              forming a liner layer of a multilayer of a silicon nitride layer and a silicon oxide  
layer on the sidewalls and bottom of the trench by atomic layer deposition;  
10          forming a buried insulating layer filled in the trench without a void;  
              forming a plurality of gate stack patterns on the semiconductor substrate on  
which the trench and the buried insulating layer are formed;  
              forming a plurality of gate spacers on the sidewalls of the gate stack patterns;  
              forming a first bubble prevention layer of a multilayer of a silicon oxide layer  
15          and a silicon nitride layer on the gate spacers and the gate stack patterns by atomic  
layer deposition;  
              filling a first filling insulating layer without a void between the gate stack  
patterns on the first bubble prevention layer;  
              forming a plurality of bit line stack patterns on the first filling insulating layer;  
20          forming a plurality of bit line spacers on the sidewalls of the bit line stack  
patterns;  
              forming a second bubble prevention layer of a multilayer of a silicon oxide

layer and a silicon nitride layer on the bit line spacers and the bit line stack patterns by atomic layer deposition; and

filling a second filling insulating layer without a void between the bit line stack patterns on the second bubble prevention layer.

5

19. The method for fabricating a semiconductor device according to claim 17, wherein the liner layer is formed of a multilayer of a silicon nitride layer and a silicon oxide layer by atomic layer deposition, and the gate spacers and the bit line spacers are formed of a multilayer of a silicon oxide layer and a silicon nitride layer  
10 by atomic layer deposition.

20. The method for fabricating a semiconductor device according to claim 18, wherein the liner layer, the gate spacers, the first bubble prevention layer, the bit line spacers, or the second bubble prevention layer are formed without a vacuum  
15 break.

DRAWINGS

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8A




FIG. 8B




FIG. 9A




FIG. 9B




FIG. 10A




FIG. 10B




FIG. 11A




FIG. 11B

